Cadence VP Outlines Five Levels of AI Autonomy in Chip Design — type0 | type0